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The First-level Event Selector (FLES) is the central
event selection system in the CBM experiment. Its task is
to select data for storage based on online analyses including
a complete event reconstruction. To do so, the FLES time-
slice building has to combine data from all input links to
time intervals and distribute them via a high-performance
network to the compute nodes. Data rates at this point are
expected to exceeds 1 TByte/s. It has proven practical to
use an InfiniBand network for data transfer between the
FLES nodes. Even so, further investigations are needed to
design the final system and develop the required software
algorithms.
Micro-FLES Cluster
To provide a small scale, highly customizable platform
for these studies, the Micro-FLES cluster was installed at
GSI (see Fig. 1). Eight identical compute nodes provide a
total of 192 logic cores and 512GB memory. While con-
suming only 1U of installation space, the nodes still pro-
vide PCIe 3.0 expansion slots for up to 2 FLES Interface
Boards (FLIB) and 3 GPU cards. This allows additional
tests of the full data transport chain and reconstruction al-
gorithms in the future. In addition to the compute nodes,
one head node provides infrastructure services such as stor-
age and boot images. Although there is local storage in the
compute nodes for test purposes, it is currently not used for
operating the cluster.
For timeslice building the cluster is equipped with a
state-of-the-art InfiniBand FDR network. Each node of-
fers two 56Gbit/s 4x FDR ports currently connected to one
core switch. The availability of two ports per node easily
allows the study of more complex network topologies.
Complementarily, the development of a timeslice-
building test software based on InfiniBand Verbs has
started. Especially questions regarding data structures,
buffer management, and network scheduling are addressed.
Preliminary tests using the same data structures as intended
for the final setup have shown promising results.
FLES Interface Board (FLIB)
In the process of upgrading the CBMnet-based prototype
read-out chain, a replacement for the currently used PC in-
terface board (namely the ABB) is needed. For this pur-
pose the FLIB prototype board derived from the ALICE
C-RORC [1] has been chosen. Based on a Xilinx Virtex-6
FPGA, it features an eight-lane PCIe Gen 2 interface, up to
12 optical links and two DDR3 memory sockets.
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Figure 1: TheMicro-FLES cluster installed at GSI
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Figure 2: Schematic view of the FLIB read-out data path
In contrast to the final system, early prototype setups will
not support the creation of microslice containers (MC) (as
described in [2]). Hence, a firmware was developed that is
capable of reading out raw CBMnet messages as delivered
from the CBM front-end electronics.
The corresponding data path is shown in Figure 2. In the
first step, incoming CBMnet messages are preprocessed in
hardware to facilitate subsequent software processing. Af-
ter preprocessing, a separate module packages the incom-
ing data into simplified MCs, whose reduced data content
requirements (in comparison to ordinary MCs) support not
yet fully synchronized detector electronics. Finally, an ad-
dress index table is created and MCs are written to the PC
host memory via the PCIe interface. The chosen partition-
ing of the design and the creation of simplified MCs en-
ables reuse of developed hardware and software compo-
nents when migrating to a fully microslice-based read-out
chain.
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